



1/21



2/21







**5/21**.







FIG. 5




**FIG.** 6

7/21







9/21



10/21



11/21



12/21




FIG. 14

## 13/21




FIG. 15

14/21




FIG. 16

15/21 Page 7 Page 7 Page 7 Page 7 Page 2 t7 (page 1 is fully fetched) t4 t5 (data 2 is sent) Page 2 Page 2 Page 2 Page 1 Page 1 Page 1 Page 1 -data3 (data 1 is sent) (data 2 is requested) (data 3 is sent) (page 0 is fully fetched) is fully fetched) is sent) is requested) requested) Ordering in time correct? t1 data 1 is sent 2 Ŋ **も**こななび Page 0 Page 0 Page 0 Page 0

16/21




FIG. 18

17/21




FIG. 19

18/21




FIG. 20

19/21





FIG. 21

20/21



Title: LINE CACHE CONTROLLER Inventor: Ho, Son et al. Atty. Ref. No.: MP0390

21/21

